

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
11 March 2004 (11.03.2004)

PCT

(10) International Publication Number
WO 2004/021178 A2

(51) International Patent Classification⁷: **G06F 9/44**

(21) International Application Number:
PCT/IB2003/003709

(22) International Filing Date: 31 July 2003 (31.07.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
02078604.2 30 August 2002 (30.08.2002) EP

(71) Applicant (for all designated States except US): **KONINKLIJKE PHILIPS ELECTRONICS N.V.** [NL/NL];
Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **VAN LAMMEREN, Johannes, P., M.** [NL/NL]; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). **SENGERS, Arnoldus, P., A., T.** [NL/NL]; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(74) Agent: **DUIJVESTIJN, Adrianus, J.**; Philips Intellectual Property & Standards, Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declaration under Rule 4.17:

— as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE,

[Continued on next page]

(54) Title: **VERSION-PROGRAMMABLE CIRCUIT MODULE**



(57) Abstract: A circuit module contains a sub-circuit that is capable of providing a level of performance dependent on the version number that is stored in a version number memory. The version number is passed to the sub-circuit from a write-protected memory to the version memory in the multiplex mode with normal operating signals for the sub-circuit. In one embodiment various commands for the circuit module are received from outside the circuit module and distributed in the circuit module via a communication bus. A watchdog monitors received commands for an update command that commands updating of the version number in the version number memory and if so it passes said update command to the

communication bus, replacing a version number in the update command by a version number from the write-protected memory. In another embodiment the version number is passed to the sub-circuit in time-slot multiplexing with the signals that are processed, for example in a blanking period of a video signal that is being processed.



DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT,
RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM,
GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Published:

— without international search report and to be republished
upon receipt of that report

Version-programmable circuit module

The invention relates to a circuit module, to an integrated circuit for use in such a circuit module and to a method of controlling the version number of such a circuit module.

For various reasons it is often desirable to offer different versions of a basic circuit type for sale. Different versions may provide, for example, increasingly higher performance or may be dedicated to different types of applications. For example, the operating speeds or memory sizes of different versions of the basic circuit may differ, or certain functions such as floating point processing may be offered in one type and not the other. Offering such different versions makes it possible to adapt the price of the circuit dependent on the performance desired by the customer.

For manufacturing reasons and reasons of logistics, however, it is desirable that as small a number of different hardware configurations is manufactured, preferably only one version. To conciliate this requirement with the desire to offer different versions with different capabilities, the use of internal version numbers has been introduced. The basic circuit is manufactured in a configuration that is capable, in principle, of providing the maximum possible performance that can be offered by any version. The basic circuit contains a version number memory. Prior to delivery to the customer, a version number is written into the version number memory to set the capabilities of the circuit. During operation the circuit consults this version number memory. Dependent on the value of the version number in the version number memory the circuit uses or does not fully use the hardware available in the circuit. Thus, different versions of the basic circuit are supported by the same hardware.

To prevent abuse, it must be prevented that the version number in the version number memory can be overwritten by unauthorized persons after manufacture. This may be realized by using the version number memory as a write-protected memory, such as a PROM (Programmable Read Only Memory) or, more generally, an OTP (One Time Programmable) memory, which are known per se.

The need to provide a write-protected memory, however, causes additional costs to arise. These costs can be kept in check when the basic circuit is manufactured in large quantities, always with the OTP version number memory, as in the case of generically

applicable circuits such as microprocessors. In any case these costs are unavoidable when the circuit constitutes a single integrated circuit. Nevertheless it is desirable to reduce the overhead costs.

It is inter alia an object of the invention to reduce the amount of write-protected memory for version number memory.

The invention provides a circuit module according to Claim 1. According to the invention the version number is copied from a write-protected memory to the version number memory. Thus, a single write-protected memory suffices to give a protected version number to different circuit parts. This is particularly useful when the circuit is made from a combination of integrated circuits, such as in the case of an MCM (Multi Component Module), because in this case a single integrated circuit with a write-protected memory suffices. The other integrated circuits need not contain write-protected memory to support different version numbers. As understood herein the words "version number" refer to any data word that specifies the enabled capabilities of the circuit; it is not necessary that each possible value of such a data word specifies a possible set of enabled capabilities.

Dedicated connections may be used to pass the version number, but preferably, the version numbers are copied to the version number memory via a communication bus that may also be used to pass signals or commands other than commands for updating the version number through the circuit. Thus, no additional wiring is needed to support the version numbers. However, when other commands can be passed via the connection there is a risk that unauthorized persons may generate a command on the communication bus to change the version number in the version number memory. To prevent this, a watchdog circuit is added that monitors the commands. When the watchdog circuit detects a command to update the version number, the watchdog circuit passes this command to the communication bus, but in the command the watchdog circuit replaces the value that is to be stored by the version number from the write-protected memory. Thus, at the same time a general-purpose communication bus can be used to put the version number in the version number memory and writing of unauthorized version numbers is prevented.

On start-up of the circuit module a command to write any version number to the version number memory may be supplied to initialize the version number memory. The correct version number will automatically be substituted by the watchdog circuit.

Preferably, the integrated circuits that contain the version number memory are provided with an initializing circuit that initializes the version number on power up to a standard (low performance) version number value, independent of the actual version number

that has to be used. Thus, a command to update the version number is required to increase performance, automatically causing the version number from write protected memory to be copied to the version number memory. At the same time the integrated circuit that contains the version number memory can be manufactured in generic form, without write protected memory for use in all versions of the basic circuit.

In another embodiment version numbers are copied to the version number memory via signal connections that are normally used to pass signals through the circuit, for example during a time slot in which no signal needs to be passed. In a video image signal processing circuit for example, a connection for passing video data may be used during the vertical blanking interval. The signal processing circuit copies the version number from these signal lines at a predetermined time during this interval. Preferably, the circuit is set to its fully enabled version if no signal is received, thus the circuit will have its full capability when used in circuits without version control.

Bits of the version number may be transmitted in parallel or in series, in the latter case another signal line may be used to clock transfer of the bits of the version number.

These and other objects and other advantageous aspects of the circuit module according to the invention will be described in more detail using the following Figures.

Fig. 1 shows an MCM module,

Fig. 2 shows a further MCM module

Fig. 1 shows an MCM module with a package 10. The MCM module comprises a processor integrated circuit 12, one or more signal processing integrated circuits 14, 15 and a communication bus structure 16 (such as an I2C bus, which comprises two conductors, a clock conductor SCL and a data conductor SDA, which are connected to all circuits). Processor integrated circuit 12 and the signal processing integrated circuits 14, 15 are coupled by communication bus structure 16. The MCM module has an external bus interface 18, which is accessible from outside package 10. In general the MCM module may have other terminals outside package 10 connected to the integrated circuits 12, 14, 15 inside the package, for passing signals that have to be processed and/or results of processing, but these have been omitted from the Figure for the sake of clarity. Communication bus structure 16 and preferably also integrated circuits 12, 14, 15 are not accessible from outside package

10 other than through the terminals of package 10. In particular, communication bus structure 16 is accessible only from external bus interface 18 via a watchdog circuit 124 in processor integrated circuit 12.

Processor integrated circuit 12 comprises a CPU 120, a non-volatile write-protected memory 122, a watchdog circuit 124 and a register 126. An internal bus 128 couples CPU 120 and watchdog circuit 124. Internal bus 128 is coupled to external bus interface 18. CPU 120 is coupled to write-protected memory 122. Watchdog circuit 124 is coupled to register 126 and to communication bus structure 16.

Signal processing integrated circuit 14 comprises a version number memory 140, a functional circuit 142 and a bus interface 144. Bus interface 144 is coupled between version number memory 140, communication bus structure 16 and (optionally) functional circuit 142. Functional circuit 142 is coupled to version number memory 140. Signal processing integrated circuit 15 is also coupled to communication bus structure 16 and may have a similar structure to signal processing integrated circuit 14.

In operation CPU 120 and functional circuit 142 perform various processing functions. The invention is not limited to any particular type of processing function. However, the nature of the processing function and/or the way in which the processing function is executed may depend on information that is stored in version number memory. For example, functional circuit 142 may keep certain of its circuits deactivated when the version number in version number memory 140 does not have a predetermined value. In another example, functional circuit 142 may set a clock frequency generated by functional circuit 142 to a maximum possible value only if a predetermined version number is present in version number memory 140.

Various types of commands may be passed between the integrated circuit 12, 14, 15 via bus communication structure 16. The instruction set of all possible commands that can be passed by communication bus structure 16 contains an update command for setting the value of the version number in version number memory 140. Bus interface 144 receives the commands from communication bus structure 16. When bus interface 144 detects an update command, it reads a new version number value from the update command and writes that version number value into version number memory 140.

Watchdog circuit 124 serves to pass commands from internal bus 128 (and thereby from external bus interface 18) to communication bus structure. Optionally, commands are also passed back from communication bus structure 16 to internal bus 128 (and external bus interface 18). Watchdog circuit 124 monitors the commands from internal

bus 128 to detect update commands for updating the content of version number memory 140, for example by detecting write commands that contain an address of version number memory 140, or dedicated version number update commands. If a command from internal bus 128 is not an update command watchdog circuit 124 generally passes the command unaltered to communication bus structure 16. When watchdog interface 124 detects an update command from internal bus 128, watchdog circuit 124 outputs the command on communication bus structure 16, but with a substituted version number value, that corresponds to a version number read from write-protected memory 122. Thus, update commands from external bus interface 18 can only cause the version number from write-protected memory 122 to be written into version number memory 140.

Preferably, watchdog circuit 124 copies the version number from write-protected memory to register 126. Subsequently, watchdog circuit 124 substitutes the value from that register into update commands that it passes to communication bus structure 16. Thus, delays involved with reading write-protected memory 122 are avoided.

Write protected memory 122 may be of any type, such as a fuse or laser blown PROM etc. CPU 120 may use the version number in write-protected memory 122 to control performance as well. Preferably, CPU 120 is arranged to execute a hardwired boot program on start up (e.g. on reset or power up) to set the content of register 126 to the version number from write protected memory 122. Also, integrated circuit 14 preferably contains an initialization circuit that initializes the content of version number memory 140 on start-up to a standard value, which allows no more than a minimum of performance of functional circuit 142. The boot program of CPU, may contain an instruction to send a version number update instruction to communication bus structure 16. Any version number may be included in this instruction, since watchdog circuit 124 will substitute the version number from write-protected memory 122 in any case. Preferably CPU is programmed to send version number update commands periodically to correct any errors of the version number in version number memory 140.

Thus, the MCM module supports different version numbers, which leads to different performance using a write-protected memory 122 in only one integrated circuit 12. The version numbers are distributed to one or more other integrated circuits 14, 15 via a general purpose communication bus structure that remains available for passing all kinds of commands, including commands from outside the MCM package 12.

It will be appreciated that the invention is not limited to the embodiment shown. For example, watchdog circuit 124 may be included in the module outside the

integrated circuit 12 that contains the write-protected memory. However, a watchdog circuit 124 in this integrated circuit 12 is preferred since it maximizes protection against tampering and minimizes complexity. Similarly, version number memory 140 need not be in the same integrated circuit 14 as functional circuit 142 that adjusts its performance according to the version number in version number memory 140. However, in order to simplify the circuit it is preferred to include version number memory 140 and functional circuit 142 in the same integrated circuit 14. Any number of version number memories 140 may be used. Also, although only a single write-protected memory is needed for the version number, any number of the integrated circuits in the module may of course contain such a memory themselves.

Furthermore, although the invention has been illustrated for an MCM module, because the invention is particularly advantageous for such a circuit, which is often produced at a relatively smaller scale than integrated circuits, it will be understood that the invention can be applied to any type of circuit, including a single integrated circuit.

Fig. 2 shows a further MCM module with a package 10. The MCM module comprises processor integrated circuit 24, one or more signal processing integrated circuits 26 (only one shown) and signal communication link 20. Processor integrated circuit 24 and the signal processing integrated circuit 26 are coupled by communication link 20. In general the MCM module may also have various terminals outside package 10 connected to the integrated circuits 24, 26 inside the package, for passing signals that have to be processed and/or results of processing, but these have been omitted from the Figure for the sake of clarity. Communication link 20 and preferably also integrated circuits 24 are not directly accessible from outside package 10.

Processor integrated circuit 24 comprises a processing unit 240, a non-volatile write-protected memory 242, a version number transmitter 244, a multiplexing circuit 246. Write-protected memory 242 is coupled to processing unit 240 and to version number transmitter. Processing unit 240 and version number transmitter 244 are coupled to multiplexing circuit 244 which is coupled to communication link 20.

Signal processing integrated circuit 26 comprises a version number memory 140, a functional circuit 142, a demultiplexer 260 and a control circuit 262. Communication link 20 is coupled to functional circuit 142, control circuit 262 and to an input of demultiplexer 260. Demultiplexer 260 has an output coupled to version number memory 140. Functional circuit 142 has an input coupled to version number memory 140.

In operation, signals such as video signals are exchanged between processing unit 240 and functional circuit 142. Processing unit 240 and functional circuit 142 process

these signals. Their performance (e.g. whether certain processing functions are supported) depends on the version number in write-protected memory 242 and version number memory 140. Version number transmitter 244 transmits a version number copied from write-protected memory 242 (or computed from the content of the write-protected memory) to signal
5 processing integrated circuit 24 via communication link 20 in predetermined time-slots relative to other time slots that are used for normal signals. In case of a video for example, the version number may be transmitted during blanking periods, such as the vertical and/or horizontal blanking periods. Multiplexing circuit 246 transfers this signal to communication link 20 in this time slot. Control circuit 262 detects such a time slot, and instructs
10 demultiplexer 260 to copy the version number that is received in the time slot to version number memory 140.

When communication link 20 is a parallel link with a number of different signal lines, bits of the version number may be transmitted in parallel. On or more of the signal lines may be used for passing a clock signal that clocks the version number. In this
15 case version number transmitter 244 transmits this clock signal as well and demultiplexer 260 extracts the version number using the clock signal.

In a first embodiment, the performance level of signal processing integrated circuit 26 is set to a maximum performance in the absence of signals on communication link 20. Thus, when signal processing integrated circuit 26 is used in a circuit without version
20 control it will assume its maximum performance without requiring further measures.

Although the embodiment of Fig. 2 has been described in terms of time-slot multiplexing, it will be understood that other forms of multiplexing may be used. For example, the version number may be multiplexed as a watermark in signals such as video information or use frequency or other code domain multiple access multiplexing.

CLAIMS:

1. A circuit module comprising a first and second sub-circuit and a communication link coupled between the first and the second sub-circuit, the sub-circuits being arranged to communicate signals via the communication link during operation;
 - the sub-circuit comprising a version number memory for storing a version number, the sub-circuit providing a performance dependent on the version number that is stored in the version number memory;
 - the second sub-circuit comprising a write-protected memory and a version number control circuit arranged to send update values for the version number memory from the write-protected memory via the communication connection.
2. A circuit module according to Claim 1 wherein the circuit module is a multi-component module, comprising a package that contains the first sub-circuit in a first integrated circuit and the second sub-circuit in a second integrated circuit.
3. A circuit module according to Claim 1 wherein the control circuit is arranged to send the update values multiplexed with normal operating signals that are communicated between the first and the second sub-circuit.
4. A circuit module according to Claim 3 wherein the communication connection is a communication bus coupled to the sub-circuits, the first sub-circuit being arranged to support execution of commands received via the communication bus, including an update command for updating the version number in the version number memory; the circuit module comprising:
 - an external bus input;
 - the version number control circuit being a watchdog circuit coupled between the external bus input and the communication bus, the watchdog circuit being arranged to pass commands from the external bus input to the communication bus conditionally, the watchdog circuit detecting whether the update command to update the version number is

received and if so to pass said update command, replacing a version number in the update command by a version number from the write protected memory.

5. A circuit module according to Claim 4, comprising a processor integrated
5 circuit containing a CPU and the write-protected memory, the first sub-circuit being a signal processing unit distinct from the processor integrated circuit, the CPU being arranged to provide a performance dependent on the version number that is stored in the write-protected memory.
- 10 6. A circuit module according to Claim 5, wherein the watchdog circuit comprises a register, the circuit module being arranged to write a copy of the version number from the write-protected memory in the register on power up, the watchdog circuit replacing the version number in the command by the version number from the register.
- 15 7. A circuit module according to Claim 2, wherein the first sub-circuit is a signal processing circuit having an input and/or output for receiving and/or transmitting input signals to be processed or results of signal processing, the performance determining a processing capacity for processing said signals and/or producing said results, the input and/or output comprising the communication link over which the version number is communicated
20 multiplexed with said input signals and/or results.
8. A circuit module according to Claim 7, wherein the first sub-circuit comprises a control circuit arranged to detect a predetermined time-slot in a predetermined format of the input signal or result and to cause data from the input and/or output that is received during
25 said time slot to be copied to the version memory.
9. A circuit module according to Claim 7, wherein input signal or result is a video signal, the time slot being a blanking period in said video signal.
- 30 10. A processor integrated circuit comprising:
- a write-protected memory;
- operating circuits arranged to provide a performance dependent on a version number that is stored in the write-protected memory;
- an external bus input;

- a communication bus output;
- a watchdog circuit coupled between the external bus input and the communication bus output, the watchdog circuit being arranged to pass commands from the external bus input to the communication bus output conditionally, the watchdog circuit
5 detecting whether an update command to update the version number is received and if so to pass said update command, replacing a version number in the update command by a version number from the write-protected memory.

11. A signal processing circuit comprising:

- 10 - a version number memory for storing a version number;
- operating circuits arranged to provide a signal processing with a performance dependent on a version number that is stored in the write-protected memory;
- an input and/or output for receiving and/or transmitting input signal to be processed or results of signal processing by said operating circuits;
15 - a control circuit arranged to detect multiplexed data in a predetermined format of the input signal or result and to cause data from the input and/or output that is received during said time slot to be copied to the version memory.

12. A method of controlling operation of a circuit module, the method comprising

- 20 - providing a performance level of a first sub-circuit dependent on the version number that is stored in a version number memory;
- passing a version number from a write-protected memory from a second sub-circuit of the circuit module to the version memory multiplexed with normal operating signals for the first sub-circuit.

25

13. A method of controlling operation of a circuit module according to Claim 12, the method comprising:

- receiving commands for the circuit module and distributing the commands to the first sub-circuit via a communication bus;
30 - monitoring received commands for an update command that commands updating of the version number in the version number memory and if so to pass said update command to the communication bus, replacing a version number in the update command by a version number from the write-protected memory.

14. A method of controlling operation of a circuit module according to Claim 12, the method comprising time-slot multiplexing the version number with the input signal to be processed or results of signal processing by said first sub-circuit.

- 5 15. A method of controlling operation of a circuit module according to Claim 14, detecting a predetermined time-slot in a predetermined format of the input signal or result and copying data from the input and/or output that is received during said time slot to the version memory.

1/1




Fig. 1




Fig. 2

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
11 March 2004 (11.03.2004)

PCT

(10) International Publication Number
WO 2004/021178 A3

(51) International Patent Classification⁷: **G06F 1/00**

(21) International Application Number:
PCT/IB2003/003709

(22) International Filing Date: 31 July 2003 (31.07.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
02078604.2 30 August 2002 (30.08.2002) EP

(71) Applicant (for all designated States except US): **KONINKLIJKE PHILIPS ELECTRONICS N.V.** [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **VAN LAMMEREN, Johannes, P., M.** [NL/NL]; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). **SENGERS, Arnoldus, P., A., T.** [NL/NL]; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(74) Agent: **DUIJVESTIJN, Adrianus, J.**; Philips Intellectual Property & Standards, Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declaration under Rule 4.17:

— as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE,

[Continued on next page]

(54) Title: VERSION-PROGRAMMABLE CIRCUIT MODULE



(57) Abstract: A circuit module contains a sub-circuit that is capable of providing a level of performance dependent on the version number that is stored in a version number memory. The version number is passed to the sub-circuit from a write-protected memory to the version memory in the multiplex mode with normal operating signals for the sub-circuit. In one embodiment various commands for the circuit module are received from outside the circuit module and distributed in the circuit module via a communication bus. A watchdog monitors received commands for an update command that commands updating of the version number in the version number memory and

if so it passes said update command to the communication bus, replacing a version number in the update command by a version number from the write-protected memory. In another embodiment the version number is passed to the sub-circuit in time-slot multiplexing with the signals that are processed, for example in a blanking period of a video signal that is being processed.



DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT,
RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM,
GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

(88) Date of publication of the international search report:

22 April 2004

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

INTERNATIONAL SEARCH REPORT

International application No
PCT/IB 03/03709

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 G06F1/00

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EP0-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 0 743 603 A (HEWLETT PACKARD CO) 20 November 1996 (1996-11-20) column 2, line 6 - line 14 column 2, line 30 - line 43 column 2, line 50 - line 59 column 3, line 38 - line 48 column 5, line 36 - column 7, line 42 column 9, line 45 - line 52 ---	1-3, 12, 14, 15
X	US 5 530 749 A (ZAJAC MYRON W ET AL) 25 June 1996 (1996-06-25) abstract column 5, line 15 - line 41 column 8, line 3 - line 10 column 3, line 40 - column 4, line 8 column 4, line 41 - line 47 column 5, line 2 - line 4 --- -/--	1-3, 7-9, 12, 14, 15

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *G* document member of the same patent family

Date of the actual completion of the international search

30 January 2004

Date of mailing of the international search report

09/02/2004

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax (+31-70) 340-3016

Authorized officer

Alecu, M

INTERNATIONAL SEARCH REPORT

International Application No
PCT/IB 03/03709

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 G06F1/00

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 0 743 603 A (HEWLETT PACKARD CO) 20 November 1996 (1996-11-20) column 2, line 6 - line 14 column 2, line 30 - line 43 column 2, line 50 - line 59 column 3, line 38 - line 48 column 5, line 36 - column 7, line 42 column 9, line 45 - line 52	1-3, 12, 14, 15
X	US 5 530 749 A (ZAJAC MYRON W ET AL) 25 June 1996 (1996-06-25) abstract column 5, line 15 - line 41 column 8, line 3 - line 10 column 3, line 40 - column 4, line 8 column 4, line 41 - line 47 column 5, line 2 - line 4	1-3, 7-9, 12, 14, 15
	--- -/--	



Further documents are listed in the continuation of box C.



Patent family members are listed in annex.

* Special categories of cited documents:

A document defining the general state of the art which is not considered to be of particular relevance

E earlier document but published on or after the International filing date

L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

O document referring to an oral disclosure, use, exhibition or other means

P document published prior to the International filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

Z document member of the same patent family

Date of the actual completion of the international search

30 January 2004

Date of mailing of the international search report

09/02/2004

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Alecu, M

INTERNATIONAL SEARCH REPORT

International Application No
PCT/IB 03/03709

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 530 753 A (ZAJAC MYRON W ET AL) 25 June 1996 (1996-06-25) abstract column 3, line 32 - line 60 column 4, line 32 - line 37 column 4, line 60 - line 62 claim 1	1-3,7-9, 12,14,15
X	EP 0 743 602 A (HEWLETT PACKARD CO) 20 November 1996 (1996-11-20) column 5, line 21 -column 7, line 28	1-3,12, 14,15
X	EP 1 227 385 A (MATSUSHITA ELECTRIC IND CO LTD) 31 July 2002 (2002-07-31) column 1, line 5 - line 11 column 1, line 23 -column 2, line 19	1

FURTHER INFORMATION CONTINUED FROM PCT/ISA/ 210

This International Searching Authority found multiple (groups of) inventions in this international application, as follows:

1. Claims: 1-10,12-15

Version-programmable circuit module using sending multiple version number update values to protect data in version memory from change

2. Claim : 11

Version-programmable circuit module receiving version number data multiplexed in a predetermined format, in a specific time slot

INTERNATIONAL SEARCH REPORT

International application No.
PCT/IB 03/03709

Box I Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)

This International Search Report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:
because they relate to subject matter not required to be searched by this Authority, namely:
2. ☐ Claims Nos.:
because they relate to parts of the International Application that do not comply with the prescribed requirements to such an extent that no meaningful International Search can be carried out, specifically:
3. ☐ Claims Nos.:
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

Box II Observations where unity of invention is lacking (Continuation of item 2 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

see additional sheet

1. ☐ As all required additional search fees were timely paid by the applicant, this International Search Report covers all searchable claims.
2. ☒ As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3. ☐ As only some of the required additional search fees were timely paid by the applicant, this International Search Report covers only those claims for which fees were paid, specifically claims Nos.:
4. ☐ No required additional search fees were timely paid by the applicant. Consequently, this International Search Report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

Remark on Protest

- ☐ The additional search fees were accompanied by the applicant's protest.
- ☐ No protest accompanied the payment of additional search fees.

INTERNATIONAL SEARCH REPORT

International application No
PCT/IB 03/03709

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
EP 0743603	A	20-11-1996	EP 0743603 A1	20-11-1996
			DE 69528449 D1	07-11-2002
			DE 69528449 T2	03-07-2003
			JP 9034798 A	07-02-1997
			US 5764761 A	09-06-1998
US 5530749	A	25-06-1996	US 5530753 A	25-06-1996
US 5530753	A	25-06-1996	US 5530749 A	25-06-1996
EP 0743602	A	20-11-1996	EP 0743602 A1	20-11-1996
			DE 69527773 D1	19-09-2002
			DE 69527773 T2	28-11-2002
			JP 9034797 A	07-02-1997
			US 5708715 A	13-01-1998
EP 1227385	A	31-07-2002	EP 1227385 A2	31-07-2002
			JP 2002299464 A	11-10-2002
			US 2002097612 A1	25-07-2002